North America Asia Pacific Germany United Kingdom Chinese Simplified Chinese Traditional Korean Home
 
 
 
 
 
 
 
 
 
 
Linear Technology Analog to Digital Converter
     

     
     
Analog to Digital Converter

The LTC2299 is a dual CMOS pipelined multi-step analog-to-digital converter. The converter has six pipelined ADC stages; a sampled analog input will result in a digitized value six cycles later. It operates on a 3V supply and the parallel CMOS output logic can be reduced to as low as 0.5V for low voltage processors or FPGAs. At just 444mW, or 222mW per channel, the LTC2299 consumes less power than even slower competitors. It has excellent AC performance, achieving 73dB Signal-to-Noise Ratio (SNR) and 90dB Spurious Free Dynamic Range (SFDR) at 70MHz.

For higher input frequencies, it continues to excel with 72.6dB SNR and 80dB SFDR up to 140MHz. Channel-to-channel isolation is better than 110dB from low frequency all the way up to 100MHz. Optimized for undersampling with wide bandwidth, it suits single-carrier and multi-carrier base station designs that need multiple receive channels in a small area. The small 9mm x 9mm QFN package makes this dual ADC ideal for medical imaging, instrumentation and communications applications.

     
Integrated Dual 14-Bit ADCs
Sample Rate: 80Msps
Single 3V Supply (2.7V to 3.4V)
Low Power: 444mW
73dB SNR at 70MHz Input
90dB SFDR at 70MHz Input
110dB Channel Isolation at 100MHz
Multiplexed or Separate Data Bus
Flexible Input: 1VP-P to 2VP-P Range
575MHz Full Power Bandwidth S/H
Clock Duty Cycle Stabilizer
   
Applications
Wireless and Wired Broadband Communication
Imaging Systems
Spectral Analysis
Portable Instrumentation
   
 
Benefits
Dual ADC with exceptionally low crosstalk minimizes interaction between ADCs in I/Q or multiple receive channel applications for wireless base stations.
Low power without trading off AC performance minimizes heat in small form factor applications.
Multiplexed data output bus allows both ADCs to be read on one 14-bit wide data bus instead of two.
PLL-based clock duty cycle stabilizer preserves ADC performance in the presence of clock duty cycles in the range of 60/40 as if it were 50/50.
 
Datasheets
LTC2299 Dual 14-Bit, 80Msps Low Power 3V Analog to Digital Converter (ADC)
   
     
 

Also Visit: Titan Supply Chain Services Corp. Nu Horizons International